ИСТИНА

In certain embodiments, a digital signal processor (DSP) has multiple arithmetic logic units and a register module. The DSP is adapted to generate a message digest H from a message M in accordance with the SHA-1 standard, where M includes N blocks M.sup.(i), i=1, . . . , N, and the processing of each block M.sup.(i) includes t iterations of processing words of message schedule {W.sub.t}. In each iteration possible, the DSP uses free operations to precalculate W.sub.t and working variable values for use in the next iteration. In addition, in each iteration possible, the DSP rotates the registers associated with particular working variables to reduce operations that merely copy unchanged values from one register to another.